

# Hardware Design


## Lecture 4: Single-Cycle Microarchitecture: build the whole CPU once

Dr. Haiyu Mao

19.02.2026

# What We Learned & Will Learn

- ❑ The von Neumann model
- ❑ Instruction Set Architectures (ISA)
- ❑ Assembly programming: LC-3 and MIPS
- ❑ Microarchitecture: basics
- ❑ **Microarchitecture: Single-cycle**
- ❑ Microarchitecture: Multi-cycle
- ❑ Pipelining
- ❑ Cache and Memory



# Recall: ISA vs. Microarchitecture

## □ ISA


- Agreed upon the interface between software and hardware
  - SW/compiler assumes, HW promises
- What the software writer needs to know to write and debug system/user programs

## □ Microarchitecture

- **Specific implementation of an ISA**
- **Not visible to the software**

## □ Microprocessor


- **ISA, uarch, circuits**
- “Computer Architecture” = ISA + microarchitecture



# Recall: A Very Basic Instruction Processing Engine

---

- Single-cycle machine



# Recall: Single-cycle vs. Multi-cycle Machines

---

## ❑ Single-cycle machines

- Each instruction takes a single clock cycle
- All state updates are made at the end of an instruction's execution
- **Big disadvantage: The slowest instruction determines the cycle time → long clock cycle time**

## ❑ Multi-cycle machines

- Instruction processing is broken into multiple cycles/stages
- State updates can be made during an instruction's execution
- Architectural state updates are made at the end of an instruction's execution
- **Advantage over single-cycle: The slowest "stage" determines cycle time**

- ❑ Both single-cycle and multi-cycle machines literally follow the von Neumann model at the microarchitecture level

# Instruction Processing Viewed Another Way

---

- ❑ Instructions transform Data (AS) to Data' (AS')
- ❑ This transformation is done by functional units
  - Units that “operate” on data
- ❑ These units need to be told what to do with the data
  
- ❑ An instruction processing engine consists of two components
  - **Datapath**: Consists of **hardware elements that deal with and transform data signals**
    - **functional units** that operate on data
    - **hardware structures** (e.g., wires, muxes, decoders, tri-state bufs) that enable the flow of data into the functional units and registers
    - **storage units** that store data (e.g., registers)
  - **Control logic**: Consists of **hardware elements that determine** control signals, i.e., **signals that specify what the datapath elements should do to the data**

# Many Ways of Datapath and Control Design

---

- ❑ There are many ways of designing the datapath and control logic
  
- ❑ Example ways
  - Single-cycle, multi-cycle, pipelined, out-of-order datapath & control
  - Single-bus vs. multi-bus datapaths
  - Hardwired/combinational vs. microcoded/microprogrammed control
    - Control signals generated by combinational logic versus
    - Control signals stored in a memory structure
  
- ❑ Control signals and structure depend on the datapath design

# Flash-Forward: Performance Analysis


---

- ❑ Execution time of a single instruction
  - $\{\text{CPI}\} \times \{\text{clock cycle time}\}$  CPI: Cycles Per Instruction
- ❑ Execution time of an entire program
  - Sum over all instructions  $[\{\text{CPI}\} \times \{\text{clock cycle time}\}]$
  - $\{\#\text{ of instructions}\} \times \{\text{Average CPI}\} \times \{\text{clock cycle time}\}$
- ❑ Single-cycle microarchitecture performance
  - $\text{CPI} = 1$
  - Clock cycle time = long
- ❑ Multi-cycle microarchitecture performance
  - CPI = different for each instruction
    - Average CPI  $\rightarrow$  hopefully small
  - Clock cycle time = short

**In multi-cycle, we have two degrees of freedom to optimize independently**

# Hardware Design


## A Single-Cycle Microarchitecture *From the Ground Up*



# Remember:




---

- Single-cycle machine




# Let's Start with the State Elements (MIPS)

## □ Data and control inputs



# MIPS State Elements



- **Program counter:**  
32-bit register
- **Instruction memory:**  
Takes input 32-bit address  $A$  and reads the 32-bit data (i.e., instruction) from that address to the read data output  $RD$
- **Register file:**  
The 32-element, 32-bit register file has 2 read ports and 1 write port
- **Data memory:**  
If the write enable,  $WE$ , is 1, it writes 32-bit data  $WD$  into the memory location at 32-bit address  $A$  on the rising edge of the clock.  
If the write enable is 0, it reads 32-bit data from address  $A$  onto  $RD$ .

# For Now, We Will Assume


---

- ❑ Ultra-fast (i.e., single-cycle) memory and register file
  
- ❑ **Combinational read**
  - The output of the read data port is a combinational function of the memory contents and the corresponding input address
  
- ❑ **Synchronous write**
  - The target location is updated at the positive edge clock transition when the write enable signal is asserted
    - Cannot affect read output in-between positive clock edges
  
- ❑ **Single-cycle memory**
  - Contrast this with a memory that tells when the data is ready
    - i.e., Ready signal: indicating the read or write is done

# Instruction Processing

## □ 5 generic steps

- Instruction fetch (IF)
- Instruction decode and register operand fetch (ID/RF)
- Execute/Evaluate memory address (EX/AG)
- Memory operand fetch (MEM)
- Store/writeback result (WB)



# Datapath and Control Logic


---

We Need to Provide the


**Datapath** & **Control Logic**

to Execute All ISA Instructions

# What Is To Come: Single-Cycle MIPS Processor




# Another Complete Single-Cycle Processor



# Hardware Design

## Single-Cycle Datapath for Arithmetic and Logical Instructions




# R-Type ALU Instructions

- R-type: 3 register operands

MIPS assembly (e.g., register-register signed addition)

```
add $s0, $s1, $s2           # $s0=rd, $s1=rs, $s2=rt
```

Machine Encoding



R-Type


- Semantics

if MEM[PC] == add rd rs rt

GPR[rd] ← GPR[rs] + GPR[rt]

PC ← PC + 4

# (R-Type) ALU Datapath




if MEM[PC] == ADD rd rs rt  
 $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$   
 $PC \leftarrow PC + 4$



Combinational  
state update logic

# Example: ALU Design

- ALU operation ( $F_{2:0}$ ) comes from the control logic



$F_{2:0}$	Function
000	A & B
001	A   B
010	A + B
011	not used
100	A & $\sim$ B
101	A   $\sim$ B
110	A - B
111	SLT


# I-Type ALU Instructions

- I-type: 2 register operands and 1 immediate

MIPS assembly (e.g., register-immediate signed addition)

```
addi $s0, $s1, 5           # $s0=rt, $s1=rs
```

Machine Encoding



I-Type

- Semantics


if MEM[PC] == addi rs rt immediate

PC ← PC + 4

GPR[rt] ← GPR[rs] + sign-extend(immediate)

# Datapath for R- and I-Type ALU Insts.


if MEM[PC] == ADDI rt rs immediate  
 $GPR[rt] \leftarrow GPR[rs] + \text{sign-extend}(\text{immediate})$   
 $PC \leftarrow PC + 4$



Combinational  
state update logic

# Hardware Design

## Single-Cycle Datapath for Data Movement Instructions




# Load Instructions

- Load 4-byte word

MIPS assembly

```
lw $s3, 8($s0) # $s0=rs, $s3=rt
```

Machine Encoding



I-Type

- Semantics


if  $\text{MEM}[\text{PC}] == \text{lw rt offset}_{16}(\text{base})$

$\text{PC} \leftarrow \text{PC} + 4$

$\text{address} = \text{sign-extend}(\text{offset}) + \text{GPR}(\text{base})$

$\text{GPR}[\text{rt}] \leftarrow \text{MEM}[\text{address}]$

# Iw Datapath



if MEM[PC]==LW rt offset<sub>16</sub> (base)  
 address = sign-extend(offset) + GPR[base]  
 GPR[rt] ← MEM[address]  
 PC ← PC + 4



IF ID EX MEM WB  
 Combinational state update logic


# Store Instructions

- Store 4-byte word

MIPS assembly

```
sw    $s3, 8($s0)           # $s0=rs, $s3=rt
```

Machine Encoding



I-Type

- Semantics


if Mem[PC] == sw rt offset<sub>16</sub> (base)

PC ← PC + 4


address = sign-extend(offset) + GPR(base)

MEM[address] ← GPR[rt]


# SW Datapath




if MEM[PC]==SW rt offset<sub>16</sub> (base)  
 address = sign-extend(offset) + GPR[base]  
 MEM[address] ← GPR[rt]  
 PC ← PC + 4



# Load-Store Datapath




# Datapath for Non-Control-Flow Instructions



# Hardware Design

## Single-Cycle Datapath for Control Flow Instructions



# Jump Instruction

- Unconditional branch or jump

j target




J-Type

- 2 = opcode
- immediate (target) = target address

- Semantics

if  $\text{MEM}[\text{PC}] == j \text{ immediate}_{26}$   
target = {  $\text{PC} + [\text{31:28}]$ ,  $\text{immediate}_{26}$ , 2' boo }  
 $\text{PC} \leftarrow \text{target}$

# Unconditional Jump Datapath



Do no harm  
in datapath parts  
not involved with jump

if  $MEM[PC] == J$  immediate26  
 $PC = \{ PC \uparrow [31:28], \text{immediate26}, 2' b00 \}$

What about JR, JAL, JALR?

# Other Jumps in MIPS


---

- jr: jump register
  - Semantics
  - if  $\text{MEM}[\text{PC}] == \text{jr rs}$ 
    - $\text{PC} \leftarrow \text{GPR}(\text{rs})$
- jal: jump and link (function calls)
  - Semantics
  - if  $\text{MEM}[\text{PC}] == \text{jal immediate}_{26}$ 
    - $\$ra \leftarrow \text{PC} + 4$
    - $\text{target} = \{ \text{PC} \uparrow [31:28], \text{immediate}_{26}, 2' \text{boo} \}$
    - $\text{PC} \leftarrow \text{target}$
- jalr: jump and link register
  - Semantics
  - if  $\text{MEM}[\text{PC}] == \text{jalr rs}$ 
    - $\$ra \leftarrow \text{PC} + 4$
    - $\text{PC} \leftarrow \text{GPR}(\text{rs})$

# Conditional Branch Instructions

## ❑ beq (Branch if Equal)

```
beq $s0, $s1, offset           # $s0=rs, $s1=rt
```




## ❑ Semantics (assuming no branch delay slot)


if  $\text{MEM}[\text{PC}] == \text{beq } rs \text{ } rt \text{ } \text{immediate}_{16}$   
target =  $\text{PC} + \text{sign-extend}(\text{immediate}) \times 4$   
if  $\text{GPR}[rs] == \text{GPR}[rt]$  then  $\text{PC} \leftarrow \text{target}$   
else  $\text{PC} \leftarrow \text{PC} + 4$

## ❑ Variations: beq, bne, blez, bgtz

# Conditional Branch Datapath (for you to finish)




# Putting It All Together





# Single-Cycle Hardwired Control


□ As a combinational function of  $\text{Inst}=\text{MEM}[\text{PC}]$



□ Consider

- All R-type and I-type ALU instructions
- lw and sw
- beq, bne, blez, bgtz
- j, jr, jal, jalr omitted

# Generate Control Signals (in Orange Color)




# Single-Bit Control Signals (I)

	When De-asserted	When asserted	Equation
RegDst	GPR write select according to <b>rt</b> , i.e., inst[20:16]	GPR write select according to <b>rd</b> , i.e., inst[15:11]	<code>opcode==0</code>
ALUSrc	2 <sup>nd</sup> ALU input from 2 <sup>nd</sup> <b>GPR</b> read port	2 <sup>nd</sup> ALU input from sign-extended 16-bit <b>immediate</b>	<code>(opcode!=0) &amp;&amp; (opcode!=BEQ) &amp;&amp; (opcode!=BNE)</code>
MemtoReg	Steer <b>ALU result</b> to GPR write port	Steer <b>memory output</b> to GPR write port	<code>opcode==LW</code>
RegWrite	GPR <b>write disabled</b>	GPR <b>write enabled</b>	<code>(opcode!=SW) &amp;&amp; (opcode!=Bxx) &amp;&amp; (opcode!=J) &amp;&amp; (opcode!=JR))</code>


# Single-Bit Control Signals (II)


	When De-asserted	When asserted	Equation
MemRead	Memory <b>read disabled</b>	Memory <b>read port returns load value</b>	<code>opcode==LW</code>
MemWrite	Memory <b>write disabled</b>	Memory <b>write enabled</b>	<code>opcode==SW</code>
PCSrc <sub>1</sub>	According to <b>PCSrc<sub>2</sub></b>	next PC is based on <b>26-bit immediate jump target</b>	<code>(opcode==J)    (opcode==JAL)</code>
PCSrc <sub>2</sub>	next PC = <b>PC + 4</b>	next PC is based on <b>16-bit immediate branch target</b>	<code>(opcode==Bxx) &amp;&amp; "bcond is satisfied"</code>


# R-Type ALU



# I-Type ALU










# Branch (Taken)

Some control signals are dependent on the processing of data






# What is in That Control Box?


---

- ❑ Combinational Logic → **Hardwired Control**
  - Idea: Control signals generated combinatorially based on bits in instruction encoding
  
- ❑ Sequential Logic → **Sequential Control**
  - Idea: A memory structure contains the control signals associated with an instruction
    - Called **Control Store**
  
- ❑ **Both types of control structure can be used in single-cycle processors**
  - Choice depends on the latency of each structure + how much the critical path control signal generation is, etc.

# Review: Complete Single-Cycle Processor



# Another Complete Single-Cycle Processor



# Hardware Design

## Lecture 4: Single-Cycle Microarchitecture: build the whole CPU once

Dr. Haiyu Mao

19.02.2026